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Abstract
A reconfigurable device includes an arrangement of a plurality of cells and routing resources for transmitting
signals between the cells. The plurality of cells comprises carry-select reuse cells, each of the carry-select reuse
cells configured to provide for performing non-arithmetic operations using a reuse arithmetic carry chain
interconnecting adjacent cells.
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LOGIC ELEMENT ARCHITECTURE FOR 
GENERIC LOGIC CHAINS IN 
PROGRAMMABLE DEVICES 
GRANT REFERENCE 
This invention Was made With government support under 
Grant No. CCF0311061 awarded by NSF. The government 
has certain rights in the invention. 
FIELD OF THE INVENTION 
The present invention relates to recon?gurable fabrics, and 
more particularly to carry chains used in recon?gurable fab 
rics. 
BACKGROUND OF THE INVENTION 
Carry chains in recon?gurable fabrics serve a very impor 
tant, yet very speci?c purpose: to facilitate the e?icient imple 
mentation of arithmetic functions. Carry chains alloW arith 
metic functions to bypass the performance-costly general 
routing array. However, if a carry chain is not used for an 
arithmetic function, it becomes a super?uous adjacent cell 
interconnection resource. There are several challenges to 
carry chain reuse for non-arithmetic chains, some architec 
tural, While others are based on tool support. What is needed 
is a modi?ed cell design that facilitates carry chain reuse. 
Therefore, it is a primary object, feature, or advantage of 
the present invention to improve over the state of the art. 
It is a further object, feature, or advantage of the present 
invention to provide a modi?ed cell design that facilitates 
carry chain reuse. 
It is a still further object, feature, or advantage of the 
present invention to provide a means of improving design 
performance at a minimal cost. 
Another object, feature, or advantage of the present inven 
tion is to provide a means of improving designperformance in 
a manner Which is transparent to a designer. 
One or more of these and/or other objects, features, or 
advantages of the present invention Will become apparent 
from the speci?cation and claims that folloW. 
BRIEF SUMMARY OF THE INVENTION 
Commercially available SRAM-based Field Program 
mable Gate Arrays (FPGAs) have gained traction in the engi 
neering community as a highly ?exible and reusable embed 
ded system design tool. FPGAs are also increasingly being 
incorporated into production designs because their program 
mability alloWs the addition of functionality, hardWare ?xes/ 
upgrades, or fault tolerance by Way of scrubbing or elimina 
tion of faulty components. Due to their increasing inclusion in 
deployed systems, the need to fully utiliZe every architectural 
resource is imperative so as to close the speed, area, and 
poWer consumption gap betWeen FPGAs and ASICs. The 
carry chain is one resource that has yet to be exploited to its 
full capacity. 
According to one aspect of the present invention, a recon 
?gurable device includes an arrangement of a plurality of 
cells and routing resources for transmitting signals betWeen 
the cells. The plurality of cells comprises carry-select reuse 
cells, each of the carry-select reuse cells con?gured to pro 
vide for performing non-arithmetic operations reusing an 
arithmetic carry chain interconnecting adjacent cells. 
According to another aspect of the present invention, a 
recon?gurable device including an arrangement of a plurality 
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of cells and routing resources for transmitting signals 
betWeen the cells. The plurality of cells comprises carry 
select reuse cells, each of the carry-select reuse cells com 
prising carry chain elements, look up tables, and sequential 
logic and Wherein the carry chain elements being con?gured 
to provide for performing non-arithmetic operations reusing 
an arithmetic carry chain interconnecting adjacent cells. 
According to another aspect of the present invention, a 
device has an architecture Which includes an arrangement of 
a plurality of cells and routing resources for transmitting 
signals betWeen the cells. The plurality of cells includes 
carry-select reuse cells, each of the carry-select reuse cells 
comprising carry chain elements, look up tables, and sequen 
tial logic and Wherein the carry chain elements being con?g 
ured to provide for performing arithmetic operations and 
being further con?gured for performing non-arithmetic 
operations reusing an arithmetic carry chain interconnecting 
adjacent cells. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates distribution of net fanout. 
FIG. 2 is a schematic of a carry-select traditional cell. 
FIG. 3 is a schematic of a carry-select reuse cell. 
FIG. 4 is schematic of a propagate-generate and carry 
select addition logic. 
FIG. 5 is a graph illustrating speedup of reuse ?oWs over 
unmodi?ed ?oW for LUT of 4, 5, and 6 inputs. 
FIG. 6 is a graph illustrating required FPGA channel Width 
of reuse ?oWs over unmodi?ed ?oW for LUT of 4, 5, and 6 
inputs. 
FIG. 7 is a graph illustrating total routed Wire length for 
reuse ?oWs over unmodi?ed ?oW for LUT of 4, 5, and 6 
inputs. 
FIG. 8 is a schematic of a static mode output multiplexer. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENT 
Applications vary greatly from one to anotheriDSP 
applications are heavily arithmetic in nature, While many 
security algorithms are based on Boolean logic and use chains 
sparingly. For instance, an FFT is dominated by addition and 
subtraction With 57.6 percent cells in chains, While DES3, 
despite its complexity, predominately uses tabular look-ups 
With only 0.8 percent chain cells. FIG. 1 shoWs an aggregate 
distribution of net fanout for a sampling of designs available 
at OpenCores [4]. Greater than 60 percent of the nets in the 
designs are a direct connection betWeen adjacent logic cells. 
Carry chain reuse is de?ned as a logic chain that has been 
converted to use the arithmetic chain as a fast interconnect 
structure betWeen adjacent cells. This forces these cells to be 
placed next to each other during place and route (PNR), and 
eliminates the need for that connection to traverse a con?g 
urable routing structure. In general, this sampling of designs 
seems to underutiliZe carry chains and could possibly bene?t 
from their reuse. 
This Work presents a modi?ed cell design that facilitates 
carry chain reuse. Post-technology map experiments shoW 
hoW reuse can bene?t all applications. The academic tool ?oW 
ofSIS [5], ChainMap [7], andVPR [2] is used to measure the 
effect of chain reuse on routing utiliZation and maximum 
clock frequency. The delimiting performance factors are 
identi?ed and indicate that incorporating tool support into the 
design How and making small changes to cell design have the 
ability to improve design performance at minimal cost and 
transparently to the designer. 
US 8,438,522 B1 
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A hardwired connection has been allocated in the Altera 
Stratix architecture [1] that is capable of connecting LUTs 
residing in the same block in a chain. This has the advantage 
of avoiding general routing for Boolean chains of up to 10 
LEs, the siZe of a block in the Stratix architecture. The LUT 
chain is mapped by Quartus during PNR according to undis 
closed metrics. Their functionality is similar to that of the 
architecture proposed by this Work. The major difference 
betWeen the approaches is that the LUT chain function can be 
replaced by a reusable carry chain. It is important to note that 
the Stratix II/ III architectures appear to have discontinued the 
LUT chain. 
FPGAs use ripple-carry schemes, or slight variations 
thereof, for area ef?cient arithmetic computation. The Xilinx 
Virtex series FPGAs are prime examples of highly-optimized 
ripple-carry use in commercial recon?gurable fabrics, using 
their LUT logic to provide a propagate signal as the selection 
input of a multiplexer choosing betWeen generate and cell 
carry-in (cin) [6], as shoWn in FIG. 4(a). The Altera Stratix 
also uses ripple-carry as its base carry method, providing for 
a 2-level chain for Stratix, and parallel ripple-chains With 
LUT logic and dedicated full adders for the Stratix II [1]. The 
Stratix is based on the carry-select version of carry computa 
tion. Each multiplexer in FIG. 4(b) chooses betWeen precom 
puted sum (f) and carry out (c 1_ 1) based on the cell carry in 
(cm). The carry-select scheme in Stratix directly facilitates 
chain reuse. The carry in to each cell is directly mapped to the 
selection input of a multiplexer choosing betWeen 2-LUTs. 
Logically, the carry in serves as the 3rd input in a 3-LUT 
meaning that any LE con?gured as a 3 -LUT can use the native 
architecture to reuse the carry chain. 
This invention is a Stratix-inspired reuse cell design for 
full-Width LUT output. A K-LUT describes the ability of an 
LUT to implement any K-input Boolean function. Thus, a 
4-LUT implements all Boolean operations With 4 inputs. 
Traditional carry-select based LEs Working in random logic 
(normal) mode implement one K-input, 1-output function, 
and in arithmetic mode implement tWo independent (K—1) 
input, 1-output functions With K-l shared inputs. This inven 
tion supports the traditional normal and arithmetic modes, 
and in addition, provides the capability for a K-input, 2-out 
put function. 
Tool support for carry chain synthesis is limited. Current 
softWare packages, such as Altera Quartus II and Xilinx ISE, 
identify arithmetic carry chains through high-level HDL mac 
ros and primitives. The Xilinx V2P library guide denotes hoW 
Wide homogeneous Boolean expressions (e. g. 16-inputAND) 
can be formed using the carry chain, but synthesis does not 
identify and implement all such components, nor are the 
primitives recogniZed by ISE v8.2. The only recourse is for 
the designer to implement such expressions using loW level 
LUT and carry chain primitives. The most common academic 
synthesis tool, SIS [5] doesn’t support arithmetic chains in its 
internal representation. 
FIG. 2 shoWs a rendition of the LE, similar to the stratix_ 
lcell LE primitive, dubbed the traditional cell that Will be used 
as the point of comparison to the reuse architecture depicted 
in FIG. 3. Several modi?cations have been made to the tradi 
tional cell that preserve its functionality and facilitate chain 
reuse. In the folloWing description, dataa' Will be used to refer 
to the output of the XOR gate With inputs dataa and addsub, 
While x Will be used to denote an ambiguous component or 
signal. 
In FIG. 3, a reuse cell 10 is shoWn. Data inputs datac 12, 
datab 14, dataa 16, datad 18, and cin 44 are shoWn. A mode 
multiplexer 20 is provided Which receives input from datac 12 
and may be used to set arithmetic or non-arithmetic mode. A 
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possible implementation of multiplexer 20 is shoWn in FIG. 8. 
LUTs s l 22 and s0 24 are shoWn, and serve the role of com 
puting the traditional arithmetic sum for the cases When the 
carry in 44 is a binary 1 or 0. Sum multiplexers 26, 28 are 
provided and multiplexer 4 is used to compute a sum. Carry 
chain elements are also shoWn. LUTs c 1 30 and c0 32 serve the 
role of computing the traditional arithmetic sum for the cases 
When the carry in cin 44 is a binary 1 or 0, and pass results 
through multiplexers carl 34 and carO 36. A carry multiplexer 
38 is also shoWn Which provides the carry output cout 40. 
In arithmetic mode, the traditional cell computes the sum 
of dataa' and datab using LUTs s1 and s0 and the sum multi 
plexer, Whose result is passed through multiplexer 4. The 
reuse cell on the other hand, passes each of the sum LUT 
values through a level of multiplexers and uses 42 (multi 
plexer 4) to compute sum. This is functionally equivalent 
When the mode multiplexer is set in arithmetic mode (i.e. 
static output). Similarly, carry computation is performed after 
alloWing the LUT results to pass through multiplexers cart 34 
and carO 36. Like the traditional design, carry computation is 
completed once the carry in to the cell is available. The 
additional level of multiplexing in the reuse design institutes 
a delay on the carry once dataa' and datab 14 become avail 
able. Only the ?rst cell in a carry chain is affected because it 
is the only one dependent on the arrival of routing inputs. It is 
assumed that in an synchronous design all routing inputs 
become available at the same time, causing the carry chain to 
be the critical path of the circuit. All cells in the chain, With the 
exception of the ?rst, have computed the carry for both cin 
conditions before the arrival of cin to the carry multiplexer 38. 
The sum computation expects identical latency, While the 
carry latency only differs for the ?rst cell in a chain. Arith 
metic mode preserves cout:f (dataa', datab, cin). 
The normal operating mode of both cells is appreciably 
different. In the traditional cell the mode multiplexer passes 
routing input datad to multiplexer 4, While the reuse cell the 
mode multiplexer 20 passes datac to the car,C (34, 36) and 
sum,C (26, 28) multiplexersia slight difference alloWing the 
cout:f(dataa', datab, datac, cin) for non-arithmetic chains. 
The combout function is computed similarly in both cell 
designs, the difference being that the LUT mask is rearranged 
in the reuse cell. In arithmetic mode the carry and sum LUT 
outputs must pass through the car,C (34, 36) and sum,C (26, 28) 
multiplexers Without performing a computation, Which 
causes the middle nibbles of the 4-LUT mask to be inter 
changed in normal mode, as presented in the reuse mask in 
Table 3 and the traditional mask in Table 4. This is an innocu 
ous change easily dealt With at the technology mapping stage. 
In summary, no extra delays are introduced in the reuse cell 
for Boolean operations, the cout can accommodate a f (dataa', 
datab, datac, cin), and the combout can be the same function 
as the traditional cell of three general inputs and an input from 
the 4:1 multiplexer. The 4:1 multiplexer options include an 
external data input, datax, cin, the register feedback of the 
cell, regout, and addsub. The only functionality difference 
betWeen the tWo cells is the value of datax (datad for reuse, 
datac for traditional). 
TABLE 3 
inputs normal arithmetic 
cin/datad datac datab 14, comb- cout comb- cout 
44/18 12 data 16 out 40 out 40 
0 0 xx co 32 co 32 so 24 co 32 
0 1 xx so 24 so 24 so 24 co 32 
US 8,438,522 B1 
TABLE 3-continued 
inputs normal arithmetic 
cin/datad datac datab 14, comb- cout comb- cout 
44/18 12 data 16 out 40 out 40 
1 0 xx 0130 0130 s12 0130 
1 1 xx s122 s122 s122 0130 
TABLE 4 
inputs normal arithmetic 
datad cin/datac datab 14, comb- cout comb- cout 
18 44/12 data 16 out 40 out 40 
0 0 xx so 24 co 32 so 24 co 32 
0 1 xx sl22 c130 sl22 0130 
1 0 xx co 32 co 32 so 24 co 32 
1 1 xx 0130 c130 s122 0130 
Custom circuit layout and simulation results for the reuse 
and traditional cell in Table 1 indicate that couto, the initial 
cell in a chain, and the combout for all cells both suffer a 1.01x 
delay at 3.3 V 0.6 um process technology. Intermediate cells, 
countn_l ,1, experience no increase in delay. R:T gives the ratio 
of the reuse cell delay and area to that of the traditional cell. 
TABLE 1 
urn x urn couto coutmm combout 
Reuse 97.95 x 82.35 6.04 ns 3.50 ns 5.94 ns 
Trad 97.95 x 79.95 6.01 ns 3.49 ns 5.90 ns 
R:T 1.03 1.01 1.00 1.01 
A caveat of this Work is that the layout results obtained are 
not necessarily representative of commercial cell implemen 
tations. The assumptions are that the traditional and reuse cell 
designs have been treated equally and that the performance of 
the reuse cell relative to the traditional cell can be adequately 
estimated by assessing an overall performance penalty When 
applicable. It is applicable during the ?rst cout computation in 
a chain and the combout of every cell in the design. In the 
overall cell layout, area is dominated by the 20 SRAM con 
?guration bits, D ?ip-?op, pass transistor 4-LUT structure, 
and the output control. In this context, the tWo additional 2:1 
pass transistor multiplexers of the reuse cell yield a 1 .03x area 
increase. 
Combining this invention With a generic logic chain 
assignment method such as that presented in [7] alloWs FPGA 
LEs to have equal access to the fast chain resources ubiqui 
tous in today’s commercial architectures. In experiments pre 
sented in [8], HDL chains are preserved through synthesis 
and technology mapping (after, normal), through only syn 
thesis (before), and not preserved (forget). Each circuit is 
mapped to an FPGA With the minimum amount of component 
and routing resources required for implementation. LUT 
Widths of 4, 5, and 6 inputs are tested. 
Speedup is de?ned as the ratio of the critical path delay of 
the reuse cell to that of traditional cell; higher speedup indi 
cates a performance increase for the reuse cell. The effect of 
this invention on the average speedup of circuits, as depicted 
in FIG. 5, is approximately 1.05x, With a minimum of 0.73x 
and maximum of 1 .45x Witnessed. Increasing the Width of the 
LUT, the current trend in commercial architectures, generally 
yields higher performance increases for the reuse cell. 
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The change in channel Width is de?ned as the ratio of the 
channel Width of the reuse cell to that of the traditional cell; 
higher channel Width ratio indicates a performance decrease 
for the reuse cell. FIG. 6 indicates that an increase in speedup 
for the reuse cell often comes at the cost of an increase in the 
FPGAs required channel Width. The average change in chan 
nel Width is a 1.05x increase With a minimum of 0.7x and 
maximum of 1.4x observed. This indicates that an increase in 
the routing resources of an FPGA is required if performance 
increases are to be reaped by the invention. 
The change in total routed Wire length is de?ned as the ratio 
of the total routed Wire length of the reuse cell to that of the 
traditional cell; higher total routed Wire length ratio indicates 
a performance decrease for the reuse cell. FIG. 7 indicates 
that an increase in speedup for the reuse cell often comes at 
the cost of a small increase in the FPGAs required total routed 
Wire length. The average change in total Wire is neutral, at 
1.0x, With a minimum of 0.78x and maximum of 1.35x 
observed. This indicates that this invention more completely 
uses the routing resources offered by an FPGA. 
The present invention provides a Way to reuse arithmetic 
carry chains in FPGAs to offer bene?ts to non-arithmetic 
operations. A modi?ed cell architecture based on the carry 
select ripple chain is presented and shoWn to increase delay 
through the cell by 1.01x and increase utilization by 1.03x. 
Traditional functionality is preserved at minimum cost, and 
the added delay in the carry chain is only an issue at the ?rst 
cell in a chain. The result is an architecture that is able to pass 
its full K-LUT value along the carry chain. To study the effect 
of chain reuse for a commercial design tool and architecture, 
the chain assignment technique presented in [7] and the rest of 
the academic design flow were used by [8] for four separate 
strategies of treating HDL based arithmetic chains. Speedup, 
channel Width ratio, and total routed Wire length ratio results 
indicate that circuits can bene?t from this invention’s inclu 
sion in commercial FPGA architectures. While some circuits 
often simultaneously increase performance and decrease 
routing consumption, others may do quite the opposite. The 
success of the invention in a particular application may 
depend on the characteristics exhibited by the design, such as 
number of arithmetic chain cells, number of cells in the 
design, the average fanout of each net, and, mo st importantly, 
the chain assignment algorithm chosen. 
Logic chains may use the carry chain as a 0 delay intercon 
nection structure regardless of HDL macros. The post-place 
and route experiments shoW chain reuse has great potential 
based in this invention’s ability to obviate the difference 
betWeen arithmetic and non-arithmetic chains. At a time 
When FPGA vendors are increasing the Width of the LUT 
from 4 to 5 to 6 inputs and beyond, this invention provides a 
basis to support chain operations that exceed the minimal 
requirements of simple arithmetic chains in an e?icient and 
minimally invasive manner. Such support combats the 
underutiliZation caused by 3-input arithmetic operations 
using a 6-input LUT. 
Carry chain reuse can be a valuable addition to recon?g 
urable architectures and their design How. Results indicate 
that even With naive algorithms, a design/algorithm pair can 
be found that can potentially increase maximum clock fre 
quency, With an observed maximum of 1.45x, and decrease 
routing consumption, With an observed minimum of 0.7x, for 
the presented circuits. It is another step toWard fully hamess 
ing the complete computing capacity of FPGAs. 
Therefore a con?gurable device Which Was carry chain 
reuse cells has been disclosed. The present invention contem 
plates numerous variation options and alternatives Within the 
spirit and scope of the claimed invention. 
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What is claimed is: 
1. A recon?gurable device including: an arrangement of a 
plurality of cells and routing resources for transmitting sig 
nals betWeen the cells, Wherein the plurality of cells com 
prises carry-select reuse cells, each of the carry-select reuse 
cells con?gured to provide for performing non-arithmetic 
operations using a reuse arithmetic carry chain interconnect 
ing adjacent cells When a non-arithmetic mode input is 
received to provide a non-arithmetic mode and further con 
?gured to perform arithmetic operations using the reuse arith 
metic carry chain When an arithmetic mode input is received 
to provide an arithmetic mode, Wherein in the arithmetic 
mode, the carry-select reuse cells provide for tWo indepen 
dent (K-l) input, 1-output functions With K—1 shared inputs; 
Wherein in the non-arithmetic mode, the carry-select reuse 
cells provide for one K-input 1-output function; 
Wherein the carry-select reuse cells further provide for a 
K-input, 2-output function; Wherein K is a number of 
inputs of a lookup table associated With the carry select 
reuse cells. 
2. The recon?gurable device of claim 1 Wherein the recon 
?gurable device is a ?eld programmable gate array (FPGA). 
3. The recon?gurable device of claim 1 Wherein the reuse 
arithmetic carry chain provides a carry output, the carry out 
put providing an output of a function de?ned by the carry 
select reuse cells for non-arithmetic chains. 
4. The recon?gurable device of claim 1 Wherein each of the 
carry-select reuse cells comprises carry chain elements, look 
up tables, and sequential logic con?gured to alloW the reuse 
arithmetic carry chain to be used for arithmetic or non-arith 
metic operations. 
5. The recon?gurable device of claim 1 Wherein the 
arrangement being at least partially determined by applying 
an algorithm for creating non-arithmetic chains. 
6. A recon?gurable device including: an arrangement of a 
plurality of cells and routing resources for transmitting sig 
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nals betWeen the cells, Wherein the plurality of cells com 
prises carry-select reuse cells, each of the carry-select reuse 
cells comprising carry chain elements, look up tables, and 
sequential logic and Wherein the carry chain elements being 
con?gured to provide for performing non-arithmetic opera 
tions using a reuse arithmetic carry chain interconnecting 
adjacent cells When a non-arithmetic mode input is received 
to provide a non-arithmetic mode and further con?gured to 
perform arithmetic operations using the carry chain elements 
When an arithmetic mode input is received to provide an 
arithmetic mode, Wherein in the arithmetic mode, the carry 
select reuse cells provide for tWo independent (K-l) input, 
1-output functions With K—1 shared inputs; 
Wherein in the non-arithmetic mode, the carry-select reuse 
cells provide for one K-input, 1-output function; 
Wherein the carry-select reuse cells further provide for a 
K-input, 2-output function; Wherein K is a number of 
inputs of a lookup table associated With the carry select 
reuse cells. 
7. The recon?gurable device of claim 6 Wherein the recon 
?gurable device is a ?eld programmable gate array (FPGA). 
8. The recon?gurable device of claim 6 Wherein the carry 
chain elements provide a carry output, the carry output pro 
viding an output of a function de?ned by the carry-select 
reuse cells for non-arithmetic chains. 
9. The recon?gurable device of claim 6 Wherein the 
arrangement being at least partially determined by applying 
an algorithm for creating non-arithmetic chains. 
10. A device having an architecture comprising: an 
arrangement of a plurality of cells and routing resources for 
transmitting signals betWeen the cells, Wherein the plurality 
of cells comprises carry-select reuse cells, each of the carry 
select reuse cells comprising carry chain elements, look up 
tables, and sequential logic and Wherein the carry chain ele 
ments being con?gured to provide for performing arithmetic 
operations When an arithmetic mode input is received to pro 
vide a non-arithmetic mode and being further con?gured for 
performing non-arithmetic operations using a reuse arith 
metic carry chain interconnecting adjacent cells When a non 
arithmetic mode input is received to provide an arithmetic 
mode, Wherein in the arithmetic mode, the carry-select reuse 
cells provide for tWo independent (K-l) input, 1-output func 
tions With K—1 shared inputs; 
Wherein in the non-arithmetic mode, the carry-select reuse 
cells provide for one K-input, 1-output function; 
Wherein the carry-select reuse cells further provide for a 
K-input, 2-output function; Wherein K is a number of 
inputs of a lookup table associated With the carry select 
reuse cells. 
11. The device of claim 10 Wherein the device is a ?eld 
programmable gate array (FPGA). 
12. The device of claim 10 Wherein the carry chain ele 
ments provide a carry output, the carry output providing an 
output of a function de?ned by the carry-select reuse cells for 
non-arithmetic chains. 
13. The device of claim 10, Wherein in the arithmetic mode, 
a sum is computed using sum lookup tables, values from the 
sum lookup tables passing through a level of multiplexers and 
then an additional multiplexer to compute a sum. 
14. The device of claim 13, Wherein carry computation is 
performed after alloWing lookup table results to pass through 
an additional level of multiplexing. 
* * * * * 
